

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/500,623	07/02/2004	Andrew MG Westcott	540-508	2994
23117 NIXON & VA	7590 10/09/2007 NDERHYE, PC	EXAMINER		
901 NORTH GLEBE ROAD, 11TH FLOOR ARLINGTON, VA 22203			AMAYA, CARLOS DAVID	
ARLINGTON,	VA 22203		ART UNIT	PAPER NUMBER
			2836	
			MAIL DATE	DELIVERY MODE
			10/09/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)			
Office Action Summary		10/500,623	WESTCOTT, ANDREW MG			
		Examiner	Art Unit			
		Carlos Amaya	2836			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DAISIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period verse to reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)🖾	Responsive to communication(s) filed on 15 Ju	<u>ıne 2007</u> .				
2a) <u></u> □	This action is FINAL . 2b)⊠ This action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Dispositi	on of Claims					
4)🖂	4)⊠ Claim(s) <u>1,6,9-11 and 13-34</u> is/are pending in the application.					
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5)	Claim(s) is/are allowed.					
6)	Claim(s) <u>1,6,9-11,13-26,28-34</u> is/are rejected.					
	☑ Claim(s) <u>27</u> is/are objected to.					
8)[_]	Claim(s) are subject to restriction and/o	r election requirement.				
Applicati	on Papers					
9) The specification is objected to by the Examiner.						
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.						
	Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	∍ 37 CFR 1.85(a).			
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority u	ınder 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
	1. Certified copies of the priority documents have been received.					
	2. Certified copies of the priority documents have been received in Application No					
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachmen	t(s)					
1) Notice	e of References Cited (PTO-892)	4) Interview Summary				
	2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date Notice of Informal Patent Application					
Paper No(s)/Mail Date 6) Other:						

Application/Control Number: 10/500,623

Art Unit: 2836

DETAILED ACTION

Page 2

1. In view of the Appeal Brief filed on 06/15/2007, PROSECUTION IS HEREBY REOPENED. New Ground of rejection is set forth below. To avoid abandonment of the application, appellant must exercise one of the following two options: (1) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37 CFR 1.113 (if this Office action is final); or, (2) initiate a new appeal by filing a notice of appeal under 37 CFR 41.31 followed by an appeal brief under 37 CFR 41.37. The previously paid notice of appeal fee and appeal brief fee can be applied to the new appeal. If, however, the appeal fees set forth in 37 CFR 41.20 have been increased since they were previously paid, then appellant must pay the difference between the increased fees and the amount previously paid. A Supervisory Patent Examiner (SPE) has approved of reopening prosecution by signing below:

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1,6, 9-11,13-15,19-21,23-25,28,30-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dyer (US 4,585,986) in view of Wilcox (US 5,847,554).

With respect to claims 1, 6 Dyer discloses a switching circuit comprising a bridge circuit (see figure 1), said bridge circuit comprising: an input operable to receive a direct current, DC (bank battery 7), supply of nominal voltage +VS (battery 7 supplies the voltage for the input), an output, said output having opposed ends (outputs are generated at opposed end points A and B); first and second bride arms, said arms having corresponding first and second switches (Switches 21 and 19 of first and second arms respectively connected to opposed ends to the output) operable in response to first and second switching signals to be switched between on and off states (controller 29 in conjunction with driver circuits 31 and 32 supplies the signal for the switches to turn on and off, column 4 lines 24-37), wherein switching between various combinations of on and off states produces an electrical signal at the opposed ends of said output with voltage pulses at levels of nominally +VS, 0V and -VS (The turning on and off of the transistor produces a desired output as can be better seen in figure 3).

Dyer, however, does not disclose expressly a voltage sensor for producing a signal indicative of said DC supply voltage.

Wilcox discloses voltage sensing circuit 320 for sensing the voltage drop of the transistor, which is an indication of the current supplied by the regulator and the DC input Vin, see abstract.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined the teachings of Dyer with the voltage sensor disclosed by Wilcox, col. 5 lines 1-42.

The suggestion or motivation for doing so would have been to avoid dissipative losses in current sensing elements and costly manufacturing process, col. 5 lines 37-42.

With respect to claims 9-11 Dyer in view of Wilcox disclose the switching circuit according to claim 1. Dyer discloses that the bridge circuit is a half-bridge with third and fourth arms having diodes (Column 3 lines 40-41, line 45). The first and second switches are transistors (Transistor switching device 19 and 21). Comprising an electromagnet connected across the output of the bridge circuit (Figure 1 Inductor 5).

With respect to claim 13 Dyer discloses a method of operating a switching circuit comprising an input that receives a DC supply of nominal voltage +Vs (input voltage provided by the battery bank 11), an output (the output is provided to the load 5) and first and second switches (switches 19 and 21), the method comprising the steps of: (a) receiving a voltage demand signal indicative of a desired voltage of an electrical signal to be supplied to the output in a period (controller 29 receives a demand signal, which is an indication of a desired output voltage, column 4 lines 24-37, also as shown in figure 3 the load voltage VL is applied to the load in a periodic fashion); (b) generating first and second switching signals with reference to the voltage demand signal (column 4 lines 24-27, the controller generates the signals to turn the switches on to generate the desired output voltage, with reference to the demand signal and with a reference to the shunt voltage); and (c) applying the first and second switching signals to the first and second switches respectively during the period (column 5 lines 17-25); wherein the switching signals cause the switches to switch between on and off states, switching between various combinations of on and off states of the first and second switches

producing an electrical signal at the output with voltage pulses at levels of nominally +Vs, 0V and –Vs (column 6 lines 60-68, column 7 lines 1-13), the first and second switching signals being generated such that an average voltage of the electrical signal supplied to the output during the period is substantially equal to the desired voltage (column 6 lines 7-12).

Dyer, however, does not disclose generating signals with reference to an indication of the DC supply voltage.

Wilcox discloses voltage sensing circuit 320 for sensing the voltage drop of the transistor, which is an indication of the current supplied by the regulator and the DC input Vin, see abstract.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined the teachings of Dyer with the voltage sensor disclosed by Wilcox, col. 5 lines 1-42.

The suggestion or motivation for doing so would have been to avoid dissipative losses in current sensing elements and costly manufacturing process, col. 5 lines 37-42.

With respect to claim 14 Dyer in view of Wilcox disclose the method of claim 13, wherein at least one of the first and second switching signals is generated with reference to a voltage signal indicative of the DC supply such that the at least one first or second switching signal compensates for fluctuations in the DC supply (as shown in figure 1 measurement device 27 is connect in series to a load to develop a signal proportional to the load this signal is in turned fed to a controller 29 and is compared

with a demand signal and generates signals to control conduction of the switches, column 4 lines 20-37).

With respect to claim 15 Dyer in view of Wilcox disclose the method of claim 14, wherein the voltage signal is passed through a filter to obtain a predictive measure of fluctuations in the DC supply (the voltage signal from the bridge is pass through inductors 13 and 15 that act as a low-pass filter, column 3 lines 15-22).

With respect to claim 17 Dyer in view of Wilcox discloses the method of claim 13, wherein at least one of the first and second switching signals is generated to compensate for a voltage drop across a diode and/or transistor in the switching circuit. Wilcox discloses a sensing circuitry 320 to sense the voltage drop across the switching elements, and in turn compensates for this voltage drop to vary the duty cycle of the regulator, Column 4 lines 57-60.

With respect to claim 18 Dyer in view of Wilcox disclose the method of claim 17, wherein the at least one of the first and second switching signals is generated with reference to a current signal indicative of the current flowing through the output and a representative resistance of the diode transistor (column 4 lines 57-67).

With respect to claim 19 Dyer in view of Wilcox disclose the method of claim 13, wherein at least one of the first or second switching signals is generated with reference to a measure of a voltage offset caused by a slow response in generating the first or second switching signals. As disclosed by Wilcox depending on the voltage drop sense/offset the duty cycle is change to supply the correct power by the regulator.

With respect to claim 20 Dyer in view of Wilcox disclose the method of claim 13, wherein the switching circuit comprises a bridge circuit having an input that receives the DC supply signal of voltage, an output and first and second arms having first and second switches respectively, the first and second arms being connected to opposed ends of the output, this limitation is disclosed by the method of claim 13.

With respect to claim 21 Dyer in view of Wilcox disclose the method of claim 20 Dyer discloses that the bridge circuit is a half-bridge with third and fourth arms having diodes (Column 3 lines 40-41, line 45).

With respect to claim 22 Dyer in view of Wilcox disclose the method of claim 20, wherein the first and second switches are transistor and the method comprises the step of switching the transistors between on and off states corresponding to substantially minimum voltage drop and substantially minimum current flow, respectively, through the transistors. Wilcox discloses a voltage drop sensing circuitry, corresponding to a minimum voltage drop (Column 7 lines 1-4, and 10-17) and substantially minimum current flow respectively through the transistor (figure 1 shows a current mode synchronous step-down switching regulator 100, by sensing a current minimum/maximum). (Regulator 900 by way of the PWM 912 controls the operation of the transistor between minimum values. Figure 10, Column 7 lines 22-25). Figure 9 shows the circuit of figure 3 with the only difference being the sensing circuitry 920 and the inverter 910.

With respect to claim 23 Dyer in view of Wilcox disclose the method according to claim 13 comprising the step of generating pulsed first and second signals (figure 1 shows the

controller 29 in conjunction with drivers 31 and 33 generates a first and second pulsed signals for the first and second switches).

With respect to claim 24 Dyer in view of Wilcox disclose the method according to claim 23 comprising the step of generating the first and second switching signals according to a rule that the first and second switches are not switched concurrently (column 6 lines 60-68, column 7 lines 1-13, shows that depending on a desired output the switches are controlled accordingly).

With respect to claim 25 Dyer in view of Wilcox disclose the method of claim 23 comprising the step of generating the first and second switching signals according to a rule that the signals are to have no more than one pulse per period (Column 5 lines 17-25).

With respect to claim 28 Dyer in view of Wilcox disclose the method of claim 23 comprising the step of generating the first and second switching signals according to a pulse width modulation scheme (column 4 lines 56-63, also as shown in figure 3).

With respect to claim 30 Dyer in view of Wilcox disclose the method of claim 13 comprising the step of receiving a current demand signal (demand signal figure 1) indicative of a desired current to be supplied to the output in a period and calculating the voltage demand signal indicative of a desired voltage of an electrical signal to be supplied to the output during a period (Column 4 lines 3-6, output being control by controller 29 and timing circuits) that results in the electrical signal being supplied to the output during the period with a current substantially equal to the desired current

Page 9

(controller 29 controls the operation of transistors 19 and 21 to produce at the load an output current substantially equal to a desired current, column 6 lines 2-12).

With respect to claim 31-32 Dyer in view of Wilcox disclose the method of claim 30, the step of calculating the voltage demand signal is performed with reference to a model of the load characteristic of a load connected to the output. Further comprising the step of generating the voltage demand signal with reference to a current signal indicative of a current flowing through the output (Column 4 lines 22-30).

4. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dyer (US 4,585,986) in view of Wilcox (US 5,847,554) in further view of Durif (US 6,504,698).

With respect to claim 16 Dyer and Wilcox disclose the method of claim 15. except that the voltage signal is passed through a finite impulse response filter.

Durif discloses the measurement of input voltages comprising FIR, column 1 lines 49-53, and column 7 lines 14-17, 50-67.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have included a FIR filter disclosed by Durif in the filter disclosed by Dyer and Wilcox to measure the fluctuation in the DC supply.

The suggestion or motivation for doing so would have been to obtain a more accurate reading of the input voltage fluctuations by using the FIR filter.

5. Claims 26, 33-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dyer (US 4,585,986) in view of Wilcox (US 5,847,554) in further view of Ramarathnam (US 6,316,895)

With respect to claim 26 Dyer and Wilcox disclose the method of claim 23, however, does not disclose that the step of generating the first and second switching signals according to a rule that any pulse should be positioned symmetrically about the centre of the period. Ramarathnam, however, discloses in figure 8 that the pattern of the switching signals is symmetric with respect to the center of the switching period (Column 7 lines 62-67).

At the time of the invention, it would have been obvious to a person of ordinary skill in the art, to perform the step of generating the signals in a symmetric manner with respect to the period as disclosed by Ramarathnam in dyer and Wilcox's invention.

The suggestion or motivation for doing so would have been to obtain an output signal free of distortions and provide a required output to a load as precise as possible. Ramarathnam teaches that the symmetric PWM is used to produce least harmonics at the output.

With respect to claims 33 and 34 Dyer in view of Wilcox disclose the method of claim 13, however, does not disclose a computer program comprising program code means for performing the method steps of claim 13 when the program is run on a computer associated with the switching circuit. Ramarathnam discloses a software program to control the operation of the switches (Column 3 lines 20-27 and lines 66-67). Dyer does not disclose a computer program product stored on a computer readable

medium. Ramarathnam discloses a micro-controller (5) with a ROM and RAM, and the software program being installed in the ROM (Column 6 lines 29-36).

At the time of the invention, it would have been obvious to a person of ordinary skill in the art, to have a computer program and a computer program product with storing means performed the steps of the invention disclosed by Dyer.

The suggestion or motivation for doing so would have been to obtain a more precise output voltage with the sensing circuitry of Dyer, since a computer and computer codes are controlling the voltage generated by the switching circuitry.

6. Claims 29 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dyer (US 4,585,986) in view of Wilcox (US 5,847,554) in further view of Smedley (US 5,559,467).

With respect to claim 29, Dyer and Wilcox disclose the method of claim 23, except for the step of noise shaping the first and second switching signals. Smedley, however, discloses a noise shaper 60 operable to noise-shape the first and second signals produced by the PWM 64 (Figure 4 lines 34-37).

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art, to insert a noise shaper as described by Smedley in the switching circuit of Dyer.

The suggestion or motivation for doing so would have been to produce a signal free of noise, to obtain a more reliable operation of the switches that is factored into a better supply of power to the load.

Allowable Subject Matter

7. Claim 27 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claim 27 is allowable over the prior art of record, because the prior art of record does not disclose that "the step of generating the first and second switching signals according to the rule that where pulses cannot be centered symmetrically, the longer and shorter sides of the asymmetric pulses are alternated between the leading edge side and the trailing edge side for successive pulses".

Response to Arguments

8. Applicant's arguments with respect to claims 1,6,9-11,13-26,28-34 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Carlos Amaya whose telephone number is (571) 272-8941. The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Sherry can be reached on (571) 272-2800. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/500,623

Art Unit: 2836

Page 13

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

CA

(MICHAEL SHERRY SUPERVISORY PATENT EXAMINER